Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102

1/9

FIG. 1





FIG. 2




## Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102

2/9


## FIG. 3


	Internal Circuit		Power Source Protector	1/O (External Interface)
	Mcore	Lcore	Mpcore(HVt-M)	
thickness of gate dielectric layer (nm)	1.9	2.6	1.9	(7.2)
operating voltage (V)	1.2	1.2	1.2	(3.3)
threshold voltage Vt	lo₩	high	higher than Mcore	
leak/off current	large	small	smaller than Mcore	
spæd	high	low		
power consumption	large	small		·
breakdown voltage of gate dielectric layer	low(about 5V)	high (about 7V)	same as Mcore	(high, about 10V)




Title: SEMICONDUCTOR DEVICE
AND MANUFACTURING
METHOD THEREOF
Inventor(s): Naoto AKIYAMA


Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102






Title: SEMICONDUCTOR DEVICE
AND MANUFACTURING
METHOD THEREOF
Inventor(s): Naoto AKIYAMA
Atty. Dkt. No. 029437-0102






Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF


Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102







Title: SEMICONDUCTOR DEVICE
AND MANUFACTURING
METHOD THEREOF


Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102







Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102





Title: SEMICONDUCTOR DEVICE
AND MANUFACTURING
METHOD THEREOF
Inventor(s): Naoto AKIYAMA
Atty. Dkt. No. 029437-0102





## Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

Inventor(s): Naoto AKIYAMA Atty. Dkt. No. 029437-0102




FIG. 18

